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In this article we have developed an analytical model for Tri gate Metal oxide semiconductor field ef-
fect transistor (MOSFET) by including quantum effects. The coupled Schrödinger and Poisson’s equation is 
solved using variational approach to develop an analytical quantum model.  An analytical model for charge 
centroid is obtained and then inversion charge model is developed with quantum effects by means of oxide 
capacitance for different channel thickness and gate oxide thickness. The compact model is shown to re-
produce transfer characteristics, transconductance and C-V curve of tri gate MOSFET using the model. 
The modeled results are then compared to the simulated results. The comparison shows the accuracy of the 
proposed model. 
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1 INTRODUCTION 
 
As the dimensions of the conventional MOSFETs 
are being scaled towards Nano scale dimensions, due to 
short channel effects it is been difficult to improve per-
formance of the device. Therefore Multigate MOSFET 
structures like double gate (DG), tri gate (TG) and gate 
all around (GAA). [1-3] The double gate MOSFET is 
one of the most promising structures for complemen-
tary metal oxide semiconductor (CMOS) scaling to na-
nometer size due to its ability to suppress short chan-
nel effects such as drain induced barrier lowering, sub 
threshold slope , threshold voltage roll off. Thus an an-
alytical model is required to design future integrated 
circuits.  
In order to obtain devices with upgraded perfor-
mance like improved device speed, device miniaturiza-
tion, improved power efficiency, devices have been sub-
jected to aggressive down scaling which results in se-
vere Short channel effects (SCEs) which degrade the 
device performance. To overcome several SCEs, differ-
ent silicon MOS structures like Silicon-on insulator 
have been developed which is high immune to SCEs 
and various multi gate structures are introduced. In-
troduction of double gate in MOSFET has added an 
advantage by allowing higher electrostatic control over 
the channel on 2D planner MOSFET.[4-6] By introduc-
tion of a tri-gate allows better electrostatic control over 
the channel by the gate and improves conductivity with 
increase in surface area by increasing the speed and 
performance thus by reducing the power consumption 
in the device. Tri gate transistors on Silicon on insula-
tor (SOI) substrate combine good sub threshold charac-
teristics with high on current. [7] 
 
2 QUANTUM MODEL 
 
The below Fig. 1 shows cross sectional view of tri 
gate SOI MOSFET, H is the Si film thickness or chan-
nel thickness, tox is the SiO2 dielectric thickness or 
oxide thickness and W is the width of the channel, L is 
the channel length which is also called as gate length; 
the surface potential is defined as the Fermi potential 
at the point (x, y) along the channel to its source end. It 
is assumed to be the flow of current is only in the y di-
rection and quasi Fermi level remains constant over 
the channel in x direction [8]. In case of tri gate 
MOSFET the quantum confinement arises by the sur-
face potential, quantum effect arises due to confine-
ment of moving electrons in the thin Si film.  
 
 
 
Fig.1 – Cross sectional view of tri gate MOSFET 
  
The quantum confinement which is usually ob-
served when the particle size is very small compared to 
the wavelength of the electron. Confinement refers to 
the motion of electrons moving randomly restricted in 
specific energy levels in the quantum wells. The inver-
sion charge carriers are confined into the well and are 
depending on the body thickness. More than 90 % of 
the electrons are confined in the ground state of lower 
sub band for lower Si thickness. So, by considering low-
er sub band and all the higher sub bands are neglected 
Relationship between wave function and electron den-
sity are studied by solving the coupled system of 
Schrodinger and Poisson’s equation [9]. The electrostat-
ic potential is determined by the nonlinear Poisson 
equation is given by  
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Due to the confinement of electron motion which is 
normal to the Dielectric/Semiconductor interface, over 
the channel of the transistor conduction band is split 
into several specific sub-bands. The Eigen function 
 i x  is calculated for the lower energy sub band. Us-
ing surface potential  x the Schrodinger equation is 
solved for lower energy sub band Ei using Variational 
approach. 
The Schrodinger equation is written as 
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where  x is the electric potential,  iψ x  is the Eigen 
function, h is the Plank’s constant, iE is the lower sub-
band energy and mx is the effective mass of electrons in 
the x-direction. For silicon channel, mx can be written 
as 0.916 m0.  
The Eigen wave function can be written as, 
 
 
0 0 ( )
0
2
( ) sin .
Si
Si Si
b x b t x
t t
i
Si Si
x
x a e e
t t

    
    
    
 (3) 
 
2.1 Inversion Charge 
 
In this section we are modeling an Inversion charge 
centroid model and inversion charge by considering 
Quantum effects [10]. The inversion layer centroid can 
be calculated integrating the square of  iψ x  over 
Six 0 to x t / 2.   
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where, a0 is the normalization constant and b0 is the 
variational parameter and is given below. 
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Inversion Charge is calculated by direct calculation 
without using iterative algorithms [10]. We have used 
the following expression to calculate the inversion 
charge represented by Q (V) in equation (5), where, 
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and vt  kT/q (0.0259) at room temperature, q is charge 
of electron 1.602 × 10 – 19 C, T  300 K, k is Boltzmann 
constant. Qinv  qNinv. 
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where Cox the term that introduces the centroid deriva-
tive which has been included to represent the device 
capacitance by equating it in (equation 5) with the ac-
count of Quantum Effect. 
 
2.2 Drain Current 
 
In this section a continuous analytical drain current 
expression with respect to the previously modeled in-
version charge model for the DG MOSFET is obtained 
which is given by the equation as follows, 
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and the expression is given in equation (7), where 
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2.3 Transconductance 
 
The variational parameter of Drain current called 
transconductance, which quantifies the Drain current 
variation with respect to the gate source voltage varia-
tion keeping drain to source voltage as constant and is 
given by  
 
 .dm
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2.4 C-V Curve 
 
Where Q(V) is obtained from the previous section 
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2.1 modeled by considering quantum effects [11]. C-V 
analysis is useful for obtaining information about MOS 
gate stacks such as parameters like oxide thickness, 
doping density of the substrate, flat band voltage and 
gate work function. 
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3 RESULTS AND DISCUSSION 
 
Silvaco ATLAS provides general capabilities for 
physically based 2 dimensional simulations of semicon-
ductor devices including DC and AC small signal anal-
ysis, Energy band models, band to band tunneling 
models etc., and electrical characterization of the semi-
conductor devices. In this section our obtained results 
using MATLAB are compared with 2-D numerical sim-
ulation which is obtained by Silvaco ATLAS software.  
 
 
 
Fig.2 – Inversion charge Centroid as a function Silicon thick-
ness for different inversion charge density (Ninv). W  10 nm, 
H  10 nm 
 
Fig. 2. shows the plot of inversion charge centroid 
(xi) along the silicon channel thickness (H) in variation 
with inversion charge density (Ninv) represented by the 
equation 4. For the smaller thickness of the channel 
the charge centroid depth increases linearly with re-
spect to the silicon thickness in accordance with the 
Ninv. For larger thickness due to the high electric field 
at the channel oxide interface with the effect of quan-
tum effects charge centroid decreases with the increase 
in the Ninv.  
Fig. 3. represents the plot of inversion charge with 
the input gate voltage for the different values of device 
dimensions represented by the analytical expression in 
equation 5. From the plot we can conclude that the in-
version charge increases linearly above the threshold 
voltage for all the device dimensions, for the smaller 
device dimensions H  5 nm and tox  1 nm yields an 
increased inversion charge value. 
Fig. 4. to Fig. 7. show the transfer characteristics 
(Id-Vgs) of the tri gate device in variation with all the 
device parameters, these plots are represented by the 
analytical expression (Id) represented by equation 7. 
Fig. 4. shows the behavior of drain current with dif-
ferent drain to source voltage (Vds) for Vds  0.1 V, 0.3 V 
& 0.5 V respectively. It is observed that the threshold  
 
 
Fig.3 – Inversion charge as a function of Gate voltage for dif-
ferent device dimensions. W  10 nm L  40 nm, Vds  0.1 V 
 
 
 
Fig.4 – Drain current as a function of gate voltage variation in 
drain to source voltage. W  10 nm, L  40 nm, H  10 nm 
 
voltage and drain current is totally dependent on Vds. 
For lower Vds (0.1 V) we get a higher drain current (2.4 
A) with less threshold voltage Vth  0.3 V. thus due to 
the smaller threshold voltage & larger current of the 
device, there will be increase in the performance and 
reduction in the power consumption of the device. 
Fig. 5. shows the Id-Vgs curve for the channel 
lengths L  20 nm, 30 nm & 50 nm respectively. Thus it 
shows for the channel length of 20 nm gives a better 
output current. 
Fig.6. shows the Id-Vgs curve for the different chan-
nel width and channel thickness, W  H  5 nm, 7 nm & 
10 nm respectively and shows a higher output current 
for the device dimensions W  H  10 nm. Fig. 7. shows 
the Id-Vgs curve for the temperatures 300 K, 400 K & 
500 K respectively; it is observed that for room temper-
ature MOS devices will operate with better perfor-
mance than for higher temperatures. 
Fig. 8. shows the plot of transconductance over in-
put gate voltage represented by the equation 8, it 
shows a change in the input voltage form 0.2 V to 0.4 V 
there is a larger change in the output current. Thus 
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Fig.5 – Drain current as a function of gate voltage variation in 
channel length. W  10 nm, H  10 nm, Vds  0.1 V 
 
 
 
Fig.6 – Drain current as a function of gate voltage variation in 
channel width & Height. L  40 nm, Vds  0.1 V 
 
 
 
Fig.7 – Drain current as a function of gate voltage variation in 
Temperature.  W  10 nm, H  10 nm, L  40 nm, Vds  0.1 V 
 
shows a better sensitivity of the device. Fig. 9. shows 
the plot of gate capacitance along the input gate voltage 
for the device dimensions W  10 nm, H  10 nm and 
L  20 nm obtained by the equation 9. 
 
 
 
 
 
Fig.8 – Transconductance versus gate voltage of trigate Fin-
FET structure 
 
 
 
Fig.9 – Gate capacitance versus gate voltage of trigate Fin-
FET structure 
 
4 CONCLUSION 
 
An analytical model for tri gate MOSFET of Si film 
thickness has been developed by Quantization. Due to 
the quantum effect, the channel charge carrier density 
is lower than the classical one. We have characterized 
and modeled the inversion charge and its spatial dis-
tributions of tri gate MOSFET, including quantum ef-
fects. The model is based on the quantum mechanical 
variational approach, accounts for the Si film thickness 
which is depending on electric potential solved by cou-
ple Poisson and Schrödinger equation. A design criteri-
on is defined for achieving beneficial strong volume-
inversion operation. The comparison of I-V characteris-
tics, transconductance, centroid and C-V curves are 
generated by compact model with quantum effects. The 
model predictions are an excellent approximation for 
all regions of device operation. Therefore, the model of 
this study provides a helpful method to review Quan-
tum effects on TG-MOSFETs.  
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